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We propose a method to accurately determine the surface potential (wS) based on depletion
capacitance, and the interface state density (DIT) was evaluated based on the difference between
quasi-static and theoretical capacitances in SiC metal-oxide-semiconductor capacitors (CwS
method). We determined that this method gives accurate values for wS and DIT. From the frequency
dependence of the capacitance measured at up to 100MHz, a significant fast-interface-state response
exists at 1MHz, which results in the overestimation of wS if it is determined based on the flatband
capacitance at 1MHz. The overestimation of wS directly affects the accuracy of the energy level. DIT
at a specific energy level is underestimated by the overestimation of wS. Furthermore, the fast interface
states that respond at 1MHz cannot be detected by the conventional high(1MHz)-low method. The
CwS method can accurately determine the interface state density including the fast states without
high-frequency measurements.VC 2012 American Institute of Physics. [doi:10.1063/1.3673572]
I. INTRODUCTION
Silicon carbide (SiC) has been recognized as a promis-
ing material for high-power devices because of its high
breakdown electric field. SiC power metal-oxide-semicon-
ductor field effect transistors (MOSFETs) are SiC devices
that have been commercialized.1 SiC MOSFETs still suffer
from low channel mobility probably because of the high den-
sity of interface states. The interface state density is charac-
terized by high-low or conductance methods with the
maximum frequency of 0.1 1MHz.2–14 The existence of
fast interface states has been suggested15,16 but the fast inter-
face states that respond to the maximum probe frequency are
undetectable by these methods. Although increasing the fre-
quency is a method to detect fast states, very high-frequency
measurements are not easily obtained because of series re-
sistance and inductance. A method based on the difference
between quasi-static (low-frequency) and theoretical capaci-
tance is valuable for the detection of fast interface states,17,18
because measurements are not required at very high frequen-
cies. To accurately determine the interface states by this
method, a very accurate surface potential and theoretical ca-
pacitance are needed. This may be the main reason why it
has not been used for SiC MOS structures to date. The sur-
face potential (wS) can be calculated from quasi-static and




1 CQS=COXð ÞdVG þ A: (1)
A certain ambiguity exists in the determination of the inte-
gration constant (A). For example, this constant is often
determined based on the flatband capacitance in high-
frequency measurements, assuming that the high-frequency
capacitance does not include a contribution from the inter-
face states. If the probe frequency is not high enough, the
flatband capacitance contains a component of the fast inter-
face states leading to a large error in the surface potential.
The high-low and conductance methods also need an
accurate surface potential for an evaluation of the interface
state density at a specific energy level. Interface state den-
sities in SiC MOS structures, which were evaluated by high-
low4–9 or conductance2,3 methods by different groups, are
widely distributed even though MOS capacitors undergoing
similar processes can be compared. The variations are likely
partly due to the use of an erroneous surface potential and it
is important to establish an accurate and standard method to
determine the surface potential and interface state density.
In this study, we propose a method to accurately deter-
mine the integration constant of the surface potential based
on the depletion capacitance and to evaluate the interface
state density in SiC MOS structures from the quasi-static and
theoretical capacitance. We refer to the proposed method as
the “CwS method” in this paper. Moreover, we increased
the maximum frequency in the high-low and conductance
methods to 100MHz using a system suitable for high fre-
quency measurements. The interface state densities eval-
uated by these methods are thus compared.
II. SAMPLE PREPARATION AND MEASUREMENT
DETAILS
The MOS capacitor that was characterized in this work
consisted of a 32-nm-thick oxide formed by dry oxidation at
1300 C on an n-type 4H-SiC (0001) epilayer. The SiC epi-
layer was 8.4lm thick and was doped with nitrogen to
1.33 1016 cm3. The thickness and resistivity of the n-type
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SiC substrate were 335lm and 0.022 Xcm, respectively. A cir-
cular Ni electrode (gate) with a diameter of 604lm was used.
Measurements were carried out at room temperature
(T¼ 304K) in a dark box. The impedance was measured at
probe frequencies from 1 kHz to 100MHz with an oscillation
voltage of 25mV using Precision Impedance Analyzer
(4294A, Agilent Technologies), which was connected to the
sample through a probe kit (42941A, Agilent Technologies).
Using the probe kit, the probe and wire impedance can be
effectively eliminated, which greatly improves the accuracy
of the high frequency measurements. The quasi-static capaci-
tance was measured with a delay time of 0.1 s using Quasi-
static CV Meter (595, Keithley). The gate voltage was swept
from depletion (5V) to accumulation (15V) at a rate of
about 0.1V/s for the voltage-sweep measurements.
III. EXPERIMENTAL RESULTS AND ANALYTICAL
PROCEDURE
A. C2Vmeasurements
Figure 1(a) shows the quasi-static capacitance (CQS) and
the parallel-mode capacitance (CP) measured at different fre-
quencies for the fabricated SiC MOS capacitor. Figure 1(b)
shows the parallel-mode conductance (GP) measured at dif-
ferent frequencies. The existence of interface states can be
detected at about 1 2V as the peak of conductance. Figure
2 shows equivalent circuits for (a) depletion to weak accu-
mulation and (b) strong accumulation where COX, CD, CIT,
GPIT, and Z are the oxide capacitance, the semiconductor
capacitance, the interface-state capacitance, the interface-
state conductance, and the series parasitic impedance,
respectively. For strong accumulation, CD, CIT, and GPIT can
be ignored because of the infinitely large CD, and the meas-
ured CP and GP should be independent of gate voltage. At
about 15V, both CP and GP show very little change against
the gate voltage indicating that the MOS capacitor is in
the strong-accumulation condition. However, CP and GP
changed significantly depending on the frequency, which is
due to a change in the series parasitic impedance. Therefore,
the quasi-static capacitance at 15V is assumed to be COX,
and the values of Z(x) are determined for each frequency
from the impedance measured at 15V and COX, assuming
strong accumulation (Fig. 2(b)).
B. Determination of the surface potential by the
C2ws method
Taking into account the COX and Z values, CDþCIT at
less than 15V can be determined by assuming the equivalent
circuit shown in Fig. 2(a). On the other hand, the surface
potential wS(VG) can be obtained using Eq. (1), except for
the integration constant A. The integration constant A can
be uniquely determined, as shown in Fig. 3, where
1/(CDþCIT)2 is plotted against wS. In Fig. 3, a linear correla-
tion is evident for the sufficiently negative wS (depletion
region). At a sufficiently high frequency and upon depletion,
the interface states do not respond and no inversion carriers
are generated at the SiC MOS interface. Therefore, CDþCIT
can be approximated as the depletion capacitance (Cdep)
and a linear relationship can be established between
1/(CDþCIT)2 and wS,17,18
1






where S (0.286 mm2) is the area of the gate electrode, eSiC
(9.7e0) is the dielectric constant of SiC, and ND is the donor
concentration of the SiC epilayer. Based on Eq. (2), the con-
stant A was determined so that the extrapolation of the
straight line should intersect the origin of the plot, as shown
in Fig. 3. The donor concentration was also determined from
the slope of the straight line (ND¼ 1.33 1016 cm3).
FIG. 1. (a) Capacitance-voltage and (b) conductance-voltage characteristics
of a n-type SiC MOS capacitor measured at different frequencies (parallel
mode). The quasi-static capacitance is also plotted in (a).
FIG. 2. Equivalent circuits for a MOS capacitor in (a) depletion to weak
accumulation and (b) strong accumulation where COX, CD, CIT, GPIT, and Z
are the oxide capacitance, the semiconductor capacitance, the interface-state
capacitance, the interface-state conductance, and the series parasitic imped-
ance, respectively.
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C. Evaluation of interface state density in the C2ws
method
Using the obtained surface potential, the theoretical















 ewSkT  1
n or ; (3)
assuming that there are no holes in the n-type SiC. Figure 4
shows the CDþCIT values plotted against wS at different fre-
quencies, where the CD,theory calculated from Eq. (3) is also
plotted. The measured CDþCIT approached CD,theory with an
increase in the frequency because the carriers trapped at the
interface states hardly respond to a sufficiently high frequency
(CIT 0). A significant difference exists between CDþCIT at
1MHz and CD,theory indicating that a significant portion of the
fast interface states respond at 1MHz. In contrast, 100MHz
seems to be almost sufficient for the interface carriers not to
respond. The interface state density is given by17,18
DIT ¼
ðCD þ CITÞQS  CD;theory
Se2
; (4)
where (CDþCIT)QS is the CDþCIT measured under quasi-
static conditions.
D. Evaluation of the interface state density by the
high-low method
For the high-low method, the interface state density is
given by17,18
DIT ¼
ðCD þ CITÞQS  ðCD þ CITÞHF
Se2
; (5)
where (CDþCIT)HF is the CDþCIT measured at high fre-
quency and is assumed to be CD. Because CDþCIT approaches
CD,theory with an increase in the frequency, as shown in Fig. 4,
using (CDþCIT)HF at higher frequency gives a more accu-
rate interface state density. Therefore, we used (CDþCIT)HF
at 100MHz while a (CDþCIT)HF of 0.1 1MHz is usually
used in the conventional high-low method.
E. Evaluation of the interface state density by the
conductance method
Figure 5(a) shows the frequency dependence of GPIT/x
at various surface potentials. Bell-shaped peaks originate
from the interface states, and the interface state density is















where the interface state density (DIT), the time constant of
the interface states (s), and the standard deviation (r) are fit-
ting parameters. The bold lines in Fig. 5(a) are GPIT/x calcu-
lated from Eq. (6) to fit the experimental results. It is noted
that the measurement at up to about 10MHz is necessary to
fit correctly because the peaks exist up to about 1MHz. The
values of s and r obtained by fitting are shown in Fig. 5(b)
where ECET was calculated by
EC  ET ¼ e 0:19V wSð Þ; (7)
taking into account the Fermi level of the SiC epilayer
(EC 0.19 eV). The values of s and r are reasonable com-
pared to earlier reports.10,19,20
IV. DISCUSSION
Figure 6 shows the interface state densities obtained by
the CwS method (CwS), the high-low method using a
high frequency of 100MHz (high100MlowwS), and the
conductance method (conductancewS), where the ECET
of the horizontal axis was calculated from Eq. (7) using the
surface potential determined by the proposed method. The
use of the correct surface potential is denoted by adding
the term “wS.” The DIT distribution obtained by the CwS
FIG. 3. 1/(CDþCIT)2 versus surface potential wS for depletion at various
frequencies of a n-type SiC MOS capacitor, which was determined from the
results given in Fig. 1.
FIG. 4. CDþCIT versus surface potential wS at various frequencies for a n-
type SiC MOS capacitor, which was determined from the results given in
Fig. 1. The theoretical semiconductor capacitance CD,theory is also plotted.
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method agrees very well with that by the conductancewS
method indicating the validity of the proposed method.
The surface potential and the theoretical semiconductor
capacitance (CD,theory) were correctly determined. The
high100M lowwS method also gave an accurate interface
state density because 100MHz was almost sufficient for the
fast states not to respond.
The DIT distribution obtained by the conventional high-
low method using a high frequency of 1MHz, which was
evaluated by the surface potential determined by a conven-
tional method (refer to the next paragraph), is also plotted in
Fig. 6 (conventional high-low). The conventional high-low
method underestimated the density 2 3 times because of
the following two factors. First, the fast interface states that
respond to higher than 1MHz are not detected. Second, the
surface potential error results in an error of ECET.
For the conventional high-low method, the integration
constant of the surface potential was determined so that the
surface potential is zero at the gate voltage at which the
capacitance of 1MHz is equal to the theoretical flatband-
capacitance. If the conventional method is employed, the
integration constant is erroneously determined because the
capacitance of 1MHz includes CIT. The surface potential
determined by the conventional method was overestimated
by 0.077V for the MOS capacitor characterized in this study,
wSðconventionalÞ ¼ wSðproposedÞ þ 0:077V; (8)
which results in the underestimation of ECET,
EC  ETðconventionalÞ ¼ EC  ETðproposedÞ  0:077 eV:
(9)
Because the interface state density of the SiC MOS struc-
tures increases exponentially toward the conduction band
edge, a small shift in ECET results in a large change in the
interface state density at specific energy levels. Therefore,
the correct determination of the surface potential and ECET
is very important.
It should be emphasized that the CwS method is supe-
rior to the other methods from two points of view. First, the
CwS method can detect fast interface states without fre-
quency limits. Second, the CwS method requires simple
measurements as only capacitance measurements with one
voltage sweep is enough, while the conductance method
needs more time-consuming Gf measurements at different
voltages. The CwS method can be applied to not only SiC
MOS structures but also other metal-insulator-semiconductor
structures. The requirements are that the doping concentra-
tion (ND) is uniform near the MOS interface and no inversion
(minority) carriers are collected at the interface.
V. CONCLUSIONS
We propose a method to accurately determine the sur-
face potential based on depletion capacitance and evaluated
the interface state density based on the difference between
quasi-static and theoretical capacitances in SiC MOS capaci-
tors (CwS method). We confirmed by an agreement with
the conductance methods that the proposed method gives an
accurate surface potential and interface state density. Signifi-
cant fast-interface-states exist that respond to 1MHz, which
results in an overestimation of the surface potential if it is
determined by the flatband capacitance of 1MHz. The over-
estimation of surface potential results in the interface state
density at a specific energy level being underestimated by
the underestimation of ECET. The high-low method using a
high frequency of 1MHz underestimated the interface state
density because the fast interface states cannot be detected.
The high-low method using a high frequency of 100MHz
gave an accurate interface state density because 100MHz is
almost sufficient for the fast states not to respond.
FIG. 6. Distributions of the interface state density evaluated by various
methods for the same n-type SiC MOS capacitor.
FIG. 5. (a) Interface-state conductance GPIT normalized by angular fre-
quency x at various surface potentials wS, where the symbols are experi-
mental results and the bold lines are theoretical results fitted to the
experimental results. (b) Time constant s and standard deviation r obtained
by fitting GPIT/x.
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In this paper, the proposed methods were only applied
for the dry-oxide MOS capacitor. We have also investigated
the NO-nitride MOS capacitors with low interface state den-
sity, and we have found that the proposed methods have
additionally given valuable information. By detailed investi-
gations and analyses, we confirmed that the proposed CwS
method gives accurate interface state density for the NO-
nitride MOS capacitors. These results will be presented in a
subsequent publication.
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